


ALLEN&HEATH
 Kernick Industrial Estate,
 Penryn, Cornwall,
 England. TR10 9LU
 Tel: +44 (0)8707 556250
 Fax: +44 (0)8707 556251

ISSUE	BY	DATE
A	DLP	18/5/01
B	AAT	07/05/02
1	AAT	12/07/02
2	DLP	18/02/03


FILE: C4481_2P2(Host).SCH

TITLE: iDR CPU
 PAGE: HOST
 DRG No: C4481 ISSUE: 2 SHEET: 1 OF 7
 PRINTED: 13:44:26 24-Sep-2004



To use a 128 Mbit SDRAM (MT48LC8M16A2)
 Connect A9 and A8 to BA0 and BA1 respectively.
 Change MAMR[9..11] from 000 to 001 and
 Change MAMR[16..18] from 000 to 001

N.B. A10 on SDRAMs connects to A20 of CPU for Row Address but used for command word during column address hence a GPL is used for this line and controlled by UPM
 A9/A10 from CPU used as bank select and is MSB of DRAM address. Must be constant during row and column addressing and not subject to multiplexer



These terminating component should be close to TX+ & Tx-.

The traces above should be routed as differential pairs with Z=100 ohm and length < 25mm

The area of the board around the Rx and Tx signals should be kept clear of digital signals.

ALLEN&HEATH
 Kernick Industrial Estate,
 Penryn, Cornwall,
 England. TR10 9LU
 Tel: +44 (0)8707 556250
 Fax: +44 (0)8707 556251


ISSUE	BY	DATE
A	DLP	18/5/01
B	AAT	07/05/02
1	AAT	12/07/02
2	DLP	18/02/03

FILE: C4481_2P3(Memory_and_Ethernet).SCH

PRINTED: 13:44:26 24-Sep-2004

TITLE: iDR CPU
 PAGE: Memory & Ethernet

DRG No: C4481 ISSUE: 2 SHEET: 2 OF 7



ALLEN&HEATH Kernick Industrial Estate, Penryn, Cornwall, England. TR10 9LU Tel: +44 (0)8707 556250 Fax: +44 (0)8707 556251	ISSUE	BY	DATE
	A	DLP	18/5/01
	B	AAT	07/05/02
	1	AAT	12/07/02
	2	DLP	18/02/03

FILE: C4481_2P4(Glue).SCH

PRINTED: 13:44:27 24-Sep-2004




TITLE: iDR CPU
 PAGE: Glue Logic

DRG No: C4481 ISSUE: 2 SHEET: 3 OF 7

Note SRAM and associated decouplers not fitted for DSP A for iDR-4

This info. is contained in Part Field 1 and hence can be included in BOM generation

(To include on circuit - set hidden fields on and set sheet path and other part fields to blank)



ALLEN&HEATH
 Kernick Industrial Estate,
 Penryn, Cornwall,
 England. TR10 9LU
 Tel: +44 (0)8707 556250
 Fax: +44 (0)8707 556251


ISSUE	BY	DATE
A	DLP	18/5/01
B	AAT	07/05/02
1	AAT	12/07/02
2	DLP	18/02/03

FILE: C4481_2P5(DSP A).SCH

PRINTED: 13:44:27 24-Sep-2004

TITLE: iDR CPU
 PAGE: DSP A

DRG No: C4481 ISSUE: 2 SHEET: 4 OF 7




ALLEN&HEATH Kernick Industrial Estate, Penryn, Cornwall, England. TR10 9LU Tel: +44 (0)8707 556250 Fax: +44 (0)8707 556251	ISSUE	BY	DATE
	A	DLP	18/5/01
	B	AAT	07/05/02
	1	AAT	12/07/02
	2	DLP	18/02/03

FILE: C4481_2P6(DSP B).SCH

PRINTED: 13:44:28 24-Sep-2004

TITLE: iDR CPU
 PAGE: DSP B

DRG No: C4481 ISSUE: 2 SHEET: 5 OF 7




ALLEN&HEATH
 Kernick Industrial Estate,
 Penryn, Cornwall,
 England. TR10 9LU
 Tel: +44 (0)8707 556250
 Fax: +44 (0)8707 556251

ISSUE	BY	DATE
A	DLP	18/5/01
B	AAT	07/05/02
1	AAT	12/07/02
2	DLP	18/02/03

FILE: C4481_2P7(FPGA).SCH
 PRINTED: 13:44:28 24-Sep-2004

TITLE: iDR CPU
 PAGE: FPGA and Audio Interface
 DRG No: C4481 ISSUE: 2 SHEET: 6 OF 7



ALLEN&HEATH Kernick Industrial Estate, Penryn, Cornwall, England. TR10 9LU Tel: +44 (0)8707 556250 Fax: +44 (0)8707 556251	ISSUE	BY	DATE
	A	DLP	18/5/01
	B	AAT	07/05/02
	1	AAT	12/07/02
	2	DLP	18/02/03

FILE: C4481_2P8(Connectors).SCH

PRINTED: 13:44:29 24-Sep-2004

TITLE: iDR CPU
 PAGE: Connectors

DRG No: C4481 ISSUE: 2 SHEET: 7 OF 7

